CMOS Op-amp Offset Calibration Technique Using Closed Loop Offset Amplifier and Folded-Alternated Resistor String DAC by Morimoto  Hiroyuki et al.
Complementary Metal Oxide Semiconductor
Operational Amplifier Offset Calibration
Technique Using Closed Loop Offset Amplifier
and Folded-Alternated Resistor String
Digital-to-Analog Converter
著者 Morimoto  Hiroyuki, Goto  Hiroaki, Fujiwara 
Hajime, Nakamura  Kazuyuki
journal or
publication title





その他のタイトル CMOS Op-amp Offset Calibration Technique Using
Closed Loop Offset Amplifier and





CMOS Op-amp Offset Calibration Technique Using Closed Loop 
Offset Amplifier and Folded-Alternated Resistor String DAC 
Hiroyuki Morimoto1, Hiroaki Goto1, Hajime Fujiwara2, Kazuyuki Nakamura1
 
1 Center for Microelectronic Systems, Kyushu Institute of Technology, Iizuka, Fukuoka 
820-8502, Japan 
2 New Japan Radio Co. Ltd., Wakamatsu, Kitakyushu, Fukuoka 808-0135, Japan 
E-mail: morimoto@cms.kyutech.ac.jp 
 
This paper describes the development of a circuit system that enables the offset 
calibration of an op-amp circuit after production. A closed-loop feedback system was 
developed to realize high-speed and accurate offset calibration action. For the D/A 
converter which occupies most of the area for the additional calibration circuit, the 
Folded-Alternated Resistor String DAC was developed. This reduced the area by more 
than 50% and realized low power consumption while maintaining the same accuracy as 
a conventional type of DAC. The fabrication with standard 0.35µm CMOS, followed by 
actual measurement, has confirmed that the offset can be confined to no more than 
1.5mV using the new calibration circuit. With this technique, miniaturization of a whole 
op-amp system can be achieved, because the layout size of each circuit consisting of op-





 A serious and inherent problem in CMOS op-amps is that of their input offset voltage. 
Demand for a reduction in the input offset voltage of CMOS op-amps grows 
increasingly with the progress in lowering the supply voltage. One of the solutions to 
this problem is to make adjustment with an external variable resistance by providing 
offset adjustment terminals as shown in Fig. 1(a).1-3) This means controlling the offset 
by adjusting the resistive load of the differential input circuit externally after 
production. Thus, it has the problem of requiring external terminals, adjustment parts, 
and the adjustment process. Among the solutions that require neither the external 
terminal nor adjustment parts is the chopper offset-stabilized amplifier as shown in 
Fig.1(b). 4-12) This is the method in which two-inputs are cyclically chopped using 
clock signals to retain the offset voltage in the capacitor and then feed this forward to 
the correction segment. While this circuit has the feature of an excellent low offset, it 
has the problem of affecting the upper limit of the Nyquist frequency because it 
constantly detects the offset with the chopping signals which also causes the clock 
noise that accompanies the switching. For this reason, its application is currently 
limited to the low-frequency region such as that required for sensors and/or 
measurement equipment. Another option is an offset calibration op-amp with feedback 
control as shown in Fig.1(c).13-15) This method is executed by short-circuiting the two 
inputs of the op-amp during an arbitrary calibration period, connecting the output to a 
comparator to determine the offset polarity, evaluating the corrected offset value 
digitally, and then generating an analog calibration signal using a D/A converter. 
Unlike the chopper-stabilized system, this method does not have the frequency limit 
3 
 
due to the calibration operation, but it takes time to calibrate. Furthermore, the 
additional calibration circuit increases both the occupying area of the circuit and the 
power consumption. 
 In Section 2 of this paper, we propose an offset amplification circuit using a closed-
loop which significantly reduces the time it takes to calibrate while maintaining 
accuracy. In Section 3 we investigate a new D/A converter of the resistor string type 
that avoids an increase in the area and in power consumption. In Section 4 we 
introduce the overall configuration of our offset corrective op-amp as well as the 
optimum design method. In Section 5 we show the test chip development and 
measurement results. 
 
2. Offset Calibration Op-amp Architecture 
 Figure 1 (c) shows a block diagram of the conventional offset calibration circuit with 
feedback control. The accuracy of this method is extremely high as it can detect offsets 
of several μV with an op-amp gain of around 60 dB. However, since the output node of 
a CMOS op-amp is usually connected to the drain of the PMOSFET and NMOSFET, 
the open-loop output node presents a high impedance and slow settling characteristics,  
making it susceptible to external noise. 
 The block diagram of our proposed offset calibration op-amp is shown in Fig.2. As 
shown by the circuit in the enclosed dotted line, the amplification section of this 
method is in a closed-loop structure in which the input offset voltage is amplified by 
the ratio Rf/Ri during calibration. The Cf in Fig. 2 represents the phase compensation 
capacitor. The relationship between the detection accuracy and detection time of the 
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offset to the closed-loop gain is shown in Fig.3. This figure shows that the closed-loop 
design makes it possible to control the trade-off between offset detection accuracy and 
detection time. In our design, the loop gain is set at 200 (Rf/Ri=40kΩ/200Ω=200). The 
open-loop structure enables an excellent detection accuracy of several microvolts, 
however the flicker noise of MOS transistor has an amplitude of order of 10 μV. 
Therefore the offset detection accuracy in our design of around 100 μV is adequate for 
practical use. On the other hand, the calibration clock period can be reduced to 2 μ-
seconds or less, which is about 1/10 of that for the open-loop structure. Furthermore, as 
the closed-loop structure feeds back the disturbance on the output node to the input 
node to restore the correct voltage, stable operation of the calibration which is not 
susceptible to noise, can be expected. 
The op-amp output is connected to a comparator input, which determines the 
polarity of the offset voltage. The output signal of the comparator is the up-down 
signal for a 6-bit digital counter. The D/A converter then converts the 6-bit digital 
signal to an analog correction signal. The op-amp input offset voltage is self-optimized 
to reduced level by the feedback control of these circuits. There are just 2 signals 
(calibration enable and clock) needed for calibration, as shown in Fig.4. Since a 6-bit 
D/A converter is used, a clock signal with no less than 26=64 cycles is necessary to 
complete the calibration operation. If a clock with a cycle time of 2 μs is used, the time 
needed for calibration will be greatly reduced to around 130 μs, compared to the 




3. Resistor String D/A Converter Architecture 
3.1 Conventional D/A Converters 
 When we consider candidates for a of D/A converter (DAC) that generates the offset 
correction voltage, the application of R-2R type resistor string DAC as shown in 
Fig.5(a) comes first.13) The merits of this circuit are that the number of resistors and 
switches needs to increase only in proportion to the increase in the bit number, and it 
requires no decoder circuit. However, when actually designing it, the required area is 
not simply proportional to the bit number; because the resistance value needs to be 
reduced when the bit number increases to secure precision. In addition, a buffer circuit 
is required to suppress the fluctuation of the reference voltage because the reference 
current flow fluctuates owing to the input codes; as a result, power consumption as 
well as chip area has to increase. 
When we consider another candidate for DAC, we have a resistor string DAC with 
the resistor ladder shown in Fig.5(b). The merit of this circuit is that precision does not 
depend on the gate width of the switch MOSFET. In addition, as shown for the 
differential output configuration in Fig.5(b), it consumes less power than the R-2R type 
because the resistor ladder can be shared and the reference current becomes constant 
without depending on input codes. Nevertheless, it has critical disadvantages in that the 
required number of resistors and switches increases in proportion to the square of the 




3.2 Developed Folded-Alternated Resistor String D/A Converter 
We then developed a new space-saving as well as lower power consuming DAC, 
which is a folded-alternated resistor string DAC (FARS-DAC) with a differential 
output as shown in Fig. 6. In the FARS-DAC, the resistance taps on the Reference Top 
(REFT) and Reference Bottom (REFB) sides are folded in the center. The REFT or 
REFB is selected by the MSB bits of the input digital data, and the taps on the REFT 
and REFB sides are configured to alternate with twice the conventional step as shown 
in Fig. 6. Table I shows the tap selection rule of the FARS-DAC for input code i. 
Figure 7(a) shows the output of a conventional differential output DAC and Fig. 7(b) 
shows the output chart of the FAR-DAC. As shown in Table I and Fig. 7(b), the 
differential outputs are the same as those of the conventional system while the common 
mode outputs have fluctuations within a range of ±LSB/2. This system uses only the 
even-numbered taps from the taps numbered 32 or less, and only the odd-numbered 
taps from the taps numbered 33 or greater, as shown in Table I; this way the number of 
resistors and switches can be reduced considerably. 
3.3 Area Comparison of Resistor String D/A Converters 
We compared the area of three circuits below quantitatively, under the design 
conditions described in Table III: (1) the circuit in which R-2R type DAC has the 
differential output configuration, (2) a conventional differential type resistor string 
DAC (Fig. 5(b)), and (3) the developed FARS-DAC. When using 2 sets of the R-2R 
type as shown in Fig. 5(a), the total number of switches becomes 6N+2 as shown in 
Table II if the resister count for the 2R resistor is set at 2. Thus, the total area of the 
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resistors is in proportion to the bit number. However, the area of the transistor for the 
switch increases at double the rate as the bit number increases because the resistance 
for MOSFET needs to be reduced by half on the Most Significant Bit (MSB) side as 
the bit number increases. In the case of a conventional resistor string type DAC, the 
number of resistors becomes 2N and the number of switches becomes 2(N+1); thus, the 
total required area increases considerably as the bit number increases. Conversely, in 
the case of the FARS-DAC, the total number of switches becomes 2(N-1) + 5, which 
requires approximately one-fourth of the switches of the conventional resistor string 
type. In addition, the number of resistors becomes almost half compared with the 
conventional type; because the number of resistors becomes 2N-1 + 1 if the 2R resistor 
is treated as a unit resistor as shown in Fig. 6 and the intermediate resistor (R33 in 
Fig. 6) is counted as a resistor connected in parallel to the 2R resistor. 
Figure 8 summarizes the relationship between the bit number and the total area 
required for resistors and switches. As the bit number increases, the R2-R type 
naturally has the smallest area. However, it proves that the FARS-DAC has the 
smallest area with the range of around 6-bit precision as used in the offset calibration 
design. 
  
4. Reduced Scale Replica Offset Trimming Circuit Design 
Figure 9 shows the configuration of the Reduced Scale Replica Offset Trimming 
Circuit (RSR-OTC) [16]. It has a reduced replica circuit in parallel to the differential 
pair circuit. In our design the output from the FARS-DAC is directly supplied to the 
input (TP, TM) of RSR-OTC, as shown in Fig. 9. Though the common mode voltage 
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variation (±0.5 LSB) depends on the input digital codes existing at the output of the 
FARS-DAC as shown in Fig. 7(b), the fluctuation can be successfully eliminated by 
using the FARS-DAC in combination with the RSR-OTC because the RSR-OTC 
circuit has a common mode rejection ratio of approximately 30 dB for the differential 
inputs of TP & TM. 
We then describe the optimal design method for using a FARS-DAC in combination 
with a RSR-OTC. We assume that the correction range for offset voltage (Vofs) is 
50 mV (±25 mV), the offset voltage correction step is 1 mV or less, and the offset 
calibration voltage stays almost within the linear range of the RSR-OTC in the design. 
 
(1) Designing the bit number for FARS-DAC: 
Because the correction range for the offset voltage is 50mV and the correction step is 
1mV or less, it can be easily determined that the bit number required for the FARS-
DAC is 6-bits (64 steps). 
(2) Designing the linear input range for RSR-OTC: 
In order to maintain the linearity of RSR-OTC, it is necessary to keep the differential 
voltage of TP and TM [VdiffT = V(TM) - V(TP)] below a certain value. If the current 
differential is assumed [IdiffT = I(T1) - I(T2)], we can obtain (1) below: 
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If the expression below is true, 
   
  
       
                   
The expression (1) can be expressed by the linear approximate expression below in 
terms of VdiffT;  
                               
Figure 10 shows the linear error estimated using expressions (1) and (4). In our 
design, it was decided the range for VdiffT would be ±150mV in order to keep the linear 
error at approximately 5%. 
(3) Designing the reduction ratio for RSR-OTC: 
Assuming the reduction ratio of RSR-OTC is ‘m’ and the input differential voltages 
of the correction differential circuit and the main differential circuit are VdiffT and VdiffM 
respectively, the relationship expressed below becomes true:   
   
      
      
              
Because VdiffM = ±25mV and VdiffT = ±150mV for the design conditions, m=6 can be 
determined by the expression (5). Because the output step of the FARS-DAC is 
300mV/63 ≅ 4.8mV, the final calibration step for the offset voltage in our system is 
calculated to be approx. 0.8mV (= 4.8mV/6). 
5. Chip Fabrication and Measurement 
We designed and manufactured the test chips using the standard 
TSMC 0.35 µm CMOS process. Figure 11 shows the layout of the complete offset 
calibration op-amp that we developed. Figure 12 shows the measured relationship 
between the offset correction data and offset voltages. As a result, we confirmed it had 
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a correction step of 0.85 mV which was close to the calculated value of 0.8 mV as well 
as having excellent linearity. Figure 13 shows the distribution of offset voltage data 
taken from 60 test chips before and after calibration. This indicates the calibration 
successfully suppressed the offset voltage to below 1.5 mV. The average offset voltage 
after calibration was about -0.3 mV, which would be an error attributable to the offset 
of the comparator circuit itself. 
Figure 14 shows the comparison of the circuit areas between (a) the developed offset 
calibration op-amp using the FARS-DAC, (b) the offset calibration op-amp with an R-
2R DAC and (c) the simple op-amp with the transistor dimensions of the differential 
pair simply enlarged in order to suppress the device variability. Because the offset 
voltage of the transistor is almost proportional to 1/√WL and the standard deviation 
can be corrected to one-fifth by the offset calibration system, we simply quintupled the 
W & L dimensions of the input differential circuit transistor in the Op-amp. According 
to the result shown in Fig. 14, we can conclude that the circuit area required for our 
design is smallest when the R-2R DAC is used for the Op-amp with the enlarged 
differential pair. Furthermore, after adding the calibration function, the AC 
characteristics of the Op-amp itself have improved considerably because a smaller 
transistor for the input differential circuit can be designed. 
6. Conclusion 
We have developed a circuit system which enables the offset calibration of an op-amp 
circuit after production. A closed-loop feedback system was developed to realize high-
speed and accurate offset calibration operation. For the D/A converter which occupies 
most of the area of the additional circuit for calibration, we developed the Folded-
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Alternated Resistor String DAC. This reduced the area to less than 50 % and realized 
low power consumption with the same accuracy as that of a conventional type of DAC. 
The fabrication with standard 0.35 um CMOS followed by actual 
measurements confirmed that the offset can be confined to no more than 1.5mV using 
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Table I. Resistor Tap table of the FAR-DAC (6 bits) 
Table II. Comparison of the Resistor and the Switch Count of the Resistor String 
DACs 




Fig. 1 Conventional Op-amp offset calibration techniques 
Fig. 2 Developed offset calibration Op-amp Block diagram 
Fig. 3 Offset detect precision vs. Minimum Clock period 
Fig. 4 Calibration control signals 
Fig. 5 Conventional Resistor D/A Converters 
Fig. 6 Folded and Alternated Resistor String 6-bit D/A Converter (FAR-DAC) 
Fig. 7 Differential and Common Output vs. Input digital code 
Fig. 8 Device Area for DAC types 
Fig. 9 Reduced scale replica offset trimming circuit (RSR-OTC) 
Fig. 10 Linearity error of RSR-OTC 
Fig. 11 Layout of Offset calibration Op-amp 
Fig. 12 Measured offset voltage vs. Digital trimming code 
Fig. 13 Measured input offset voltage histogram 






















0 0 63 -63 31.5 0 63 -63 31.5
1 1 62 -61 31.5 2 63 -61 32.5
2 2 61 -59 31.5 2 61 -59 31.5
3 3 60 -57 31.5 4 61 -57 32.5
29 29 34 -5 31.5 30 35 -5 32.5
30 30 33 -3 31.5 30 33 -3 31.5
31 31 32 -1 31.5 32 33 -1 32.5
32 32 31 1 31.5 33 32 1 32.5
33 33 30 3 31.5 33 30 3 31.5
34 34 29 5 31.5 35 30 5 32.5
60 60 3 57 31.5 61 4 57 32.5
61 61 2 59 31.5 61 2 59 31.5
62 62 1 61 31.5 63 2 61 32.5


































































4 938 26 325 4~16 16 128 250 15 72 4 32 128 500 9 60 4 13 52
5 938 32 400 4~32 20 256 121 31 308 4 64 256 242 17 84 4 21 84
6 938 38 475 4~64 24 512 60 63 1270 4 128 512 119 33 333 4 37 148
7 938 44 550 4~128 28 1024 30 127 5161 4 256 1024 59 65 1322 4 69 276
8 938 50 625 4~256 32 2048 15 255 20808 4 512 2048 29 129 5338 4 133 532
N -- 6N+2 -- -- 4N -- -- 2
N
-1 -- -- 2×2
N -- -- 2
(N-1)









Conventional Resistor String DAC
(Differential Output)







Table III. Design conditions for the DAC comparison 
Item Condition
Number of bit 6
V(REFT)-V(REFB) 150mV
Process node 0.35μm
Min. Size of Resistor 2μm
Sheet Resistance 300Ω/sheet
Metal Layer 4


































































































































Fig. 4 Calibration control signals 
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